

If a conflict occurs between the English language and translated versions of this document, the English version will take precedence.

IPC-6904

Qualification and Performance Specification for Printed Electronics on Rigid Substrates

Developed by the Printed Electronics on Rigid Substrates Performance Specification Task Group (D-64b) of the Printed Electronics Committee (D-60) of IPC

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC

Table of Contents

	EI
1.1	Purpose1
1.2	Classification1
1.3	Measurement Units1
1.4	Definition of Requirements1
1.5	Process Control Requirements1
1.6	Order of Precedence2
1.6.1	Conflict2
1.6.2	Clause References2
1.6.3	Appendices2
1.7	Use of "Lead"2
1.8	Abbreviations and Acronyms2
1.9	Terms and Definitions2
1.9.1	Via2
1.9.2	Foreign Object Debris (FOD)2
1.10	Printed Electronics Types2
1.11	Standard Printed Electronic Design3
1.12	Selection for Procurement3
1.12.1	Production Master and Database3
1.12.2	Deviations and Waivers
1 1 2 2	Selection (Default) 4
1.12.3	
2 APPLI	CABLE DOCUMENTS4
2 APPLI2.1	CABLE DOCUMENTS4 IPC4
 2 APPLI 2.1 2.2 	CABLE DOCUMENTS
 2 APPLI 2.1 2.2 2.3 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5
 2 APPLI 2.1 2.2 2.3 2.4 	CABLE DOCUMENTS
 2 APPLI 2.1 2.2 2.3 2.4 3 REQU 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REQU 3.1 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 	CABLE DOCUMENTS 4 IPC .4 American Society for Quality .5 ASTM International .5 JEDEC .5 IREMENTS .5 General .5 Materials .5
 2 APPLI 2.1 2.2 2.3 2.4 3 REQU 3.1 3.2 3.2.1 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Naterials 5 Rigid Base Materials 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REQU 3.1 3.2 3.2.1 3.2.2 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 External Bonding Materials 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 External Bonding Materials 5 Printed Dielectric Materials 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REQU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Naterials 5 Rigid Base Materials 5 External Bonding Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 5
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 External Bonding Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 6
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 5 Printed Passive Materials 6 Marking Inks 6
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 External Bonding Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 6 Marking Inks 6 Final Finishes, Coatings and Platings
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 External Bonding Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 6 Marking Inks 6 Final Finishes, Coatings and Platings 6
 2 APPLI 2.1 2.2 2.3 2.4 3 REOU 3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.3 	CABLE DOCUMENTS 4 IPC 4 American Society for Quality 5 ASTM International 5 JEDEC 5 IREMENTS 5 General 5 Materials 5 Rigid Base Materials 5 Printed Dielectric Materials 5 Printed Conductive Materials 5 Printed Passive Materials 6 Marking Inks 6 Final Finishes, Coatings and Platings 6 Visual Examination 6

ontent	.5	
3.3.1.1	Printed Conductor Pattern	5
3.3.1.2	Printed Conductor Spacing	5
3.3.1.3	Printed Conductor Surface Mount Lands6	5
3.3.1.4	Separation Between Printed Elements and	
	Printed Elements and Substrate	5
3.3.1.5	Foreign Object Debris (FOD)	5
3.3.1.6	Surface Defects	5
3.3.1.7	Discoloration	7
3.3.1.8	Mechanical Damage to Substrate	7
3.3.2	Registration7	7
3.3.2.1	Horizontal Registration Between Printed	7
3377	Minimum Overlap of Conductors	7
3373	Overlap of Conductors for Electromigration	
5.5.2.5	Prevention	7
3.3.2.4	Trimmed-Edge Registration	7
3.3.3	Dielectric Wetting	7
3.3.4	Adhesion	7
3.3.5	Marking	7
3.3.6	Defects in Printed Materials	3
3.3.6.1	Variations in Conductor Height and Width8	3
3.3.6.2	Variations in Dielectric Height and Width8	3
3.3.6.3	Voids in Printed Dielectric Between	
	Conductors	3
3.3.6.4	Voids in Printed Conductive Planes	3
3.3.6.4.1	Voids in Printed Electromigration-Resistant	
	Conductive Layers	3
3.3.6.5	Filled Vias)
3.3.7	Workmanship9)
3.4	Dimensional Requirements)
3.4.1	Pattern Feature Accuracy)
3.4.2	Bow and Twist)
3.5	Printed Materials Mechanical Requirements)
3.6	Nonprinted Solderable Surfaces)
3.7	Structural Integrity)
3.7.1	Requirements for Coupons or Rigid Printed	•
2711	Separation Cracking and Voids	' \
3.7.1.1	Drinted Element Height	י א
3.7.1.2	Overlag of Eilled Using	י ג
3.1.1.3	Overlap of Filled HolesI	J

Copyright 2024 by IPC International, Inc. All rights reserved.

3.7.1.4	Conductive Hole Fill10
3.7.1.5	Dielectric Spacing 10
3.7.1.6	Discoloration10
3.7.1.7	Adhesion10
3.8	Electrical Requirements10
3.8.1	Dielectric Withstanding Voltage10
3.8.2	Electrical Continuity and Isolation
	Resistance
3.8.3	Moisture and Insulation Resistance (MIR) 11
3.8.3.1	Dielectric Withstanding Voltage after MIR 12
3.9	Special Requirements
3.9.1	Outgassing12
3.9.2	Fungus Resistance
3.9.3	Vibration12
3.9.4	Mechanical Shock 12
3.9.5	Impedance Testing12
3.9.6	Coefficient of Thermal Expansion (CTE) .12
3.9.7	Thermal Shock 12
3.9.8	Surface Insulation Resistance
	(As Received)12
3.9.9	Ultraviolet (UV) Resistance
3.9.10	Material Removal or Replacement13
3.9.11	Simulation for Component Assembly and
	Rework
3.9.12	Adhesion13
3.9.13	Destructive Physical Analysis (DPA)13
3.9.14	Solderability 13
3.9.15	Abrasion Resistance
3.9.16	Accelerated Aging13
3.9.17	Silver Migration
3.9.18	Current Carrying Capacity 13
3.9.19	Repair
3.9.20	Rework
4 QUAL	ITY ASSURANCE PROVISIONS
4.1	Responsibility for Inspection
4.1.1	Test Equipment and Inspection Facilities .13
4.1.2	Contract Services
4.2	Materials Inspection13
4.3	Quality Conformance Inspection14
4.3.1	Inspection of Product for Delivery14

4.3.2	Quality Conformance 14	
4.3.2.1	Inspection Lot17	
4.3.2.2	Traceability17	
4.3.2.3	Acceptance	
4.3.2.4	Rejected Lots17	
4.4	Reliability Test and Evaluation17	
4.4.1	Noncompliance 17	
4.5	Qualification17	
4.5.1	Sample Test Coupons 17	
4.6	Acceptance Testing and Frequency17	
4.6.1	C=0 Zero Acceptance Number	
	Sampling Plan 18	
4.6.2	Additional Test Coupons for Suspected	
	Isolated Defects 18	
5 NOTE	S	
5.1	Ordering Data	
APPENDIX A 19		

Figures

Figure 1-1	Example of Printed Electronic Using Every
	Standard Printed Electronic Design (SPED)
	Type in One Device2
Figure 3-1	Surface Mount Land Defects7
Figure 3-2	Foreign Object Debris (FOD)7
Figure 3-3	Conductor Overlap8
Figure 3-4	Variation in Conductor Height and Width8
Figure 3-5	Voids in Printed Dielectric Between
	Printed Conductors9
Figure 3-6	Conductive Hole Fill Class 2 and 310
Figure 3-7	Conductive Hole Fill Class 1 10
Figure 3-8	Resistive Continuity Test Illustrations
	(Network Resistance)11

Tables

Table 1-1	Default Requirements4
Table 3-1	Dielectric Withstanding Test Voltages 11
Table 3-2	Insulation Resistance 11
Table 3-3	Surface Insulation Resistance 12
Table 4-1	Qualification Testing and Acceptance
	Testing Frequency14
Table 4-2	C=0 Sampling Plan Per Lot Size 17