ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES®

IPC-9261A

In-Process DPMO and Estimated Yield for PCAs

Developed by the DPMO and Assemblies, Attributes and Variables Identification Task Group (5-22g) of the Assembly and Joining Processes Committee (5-20) of IPC

Supersedes:
IPC-9261 - March 2002

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 309S
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Table of Contents

1 OVERVIEW 1
1.1 Scope 1
1.2 Purpose 1
1.3 Terms and Definitions 1
1.3.1 DPMO (Defects per Million Opportunities) 1
1.3.2 DPU (Defects per Unit) 1
1.3.3 Process Step Estimated Yield 1
1.3.4 Component Opportunities (o_c) 1
1.3.5 Component Defect (d_c) 1
1.3.6 Placement Opportunity (o_p) 1
1.3.7 Placement Defect (d_p) 1
1.3.8 Termination Opportunity (o_t) 2
1.3.9 Termination Defect (d_t) 2
1.3.10 Assembly Opportunity (o_a) 2
1.3.11 Assembly Defect (d_a) 2

2 APPLICABLE DOCUMENTS 2

3 CALCULATION OF IN-PROCESS METRICS 2
3.1 Calculation of In-Process Metrics - Assumptions 2
3.2 Calculation Examples 2
3.3 Calculation of Placement DPMO 4
3.4 Calculation of Termination DPMO 5
3.5 Calculation of Component DPMO 6
3.6 Calculation of Assembly DPMO 7

4 ESTIMATED YIELD 8

Appendix A: Defect Classification 10

Figures

Figure 3-1 Process Flow Example 3
Figure 4-1 Estimated Yield Calculation Conceptual Diagram 8

Tables

Table 3-1 Bill of Materials 3
Table 3-2 DPMO Calculations for “Placement” Defect Category 4
Table 3-3 DPMO Calculations for “Termination” Defect Category 5
Table 3-4 DPMO Calculations for “Component” Defect Category 6
Table 3-5 DPMO Calculations for “Assembly” Defect Category 7
Table 4-1 Estimated Yield Example 1 8
Table 4-2 Estimated Yield Example 2 9

In-Process DPMO and Estimated Yield for PCAs

1 OVERVIEW

1.1 Scope This document defines standard methodologies for calculating defects per million opportunities (DPMO) metrics related to electronic printed board assembly processes. It is intended for use in measuring in-process assembly steps rather than end product determination. Calculation of completed item DPMO is addressed in IPC-7912.

Additionally, a guide to defect categorization is provided that when used with J-STD-001 and IPC-A-610 can serve as a base for summarizing and reporting in-process defects.

Note: This document does not dictate the number of assemblies or data points needed to calculate DPMO metrics.

1.2 Purpose The purpose of this document is to define consistent methodologies for computation of **in-process** DPMO metrics for any defect evaluation stage in the assembly process.

This objective anticipates the following conditions in defect reporting and analysis:

- To facilitate process improvement, defects discovered at any stated inspection or test point should be assigned to their appropriate process step.
- All defects shall be reported at the inspection point they are found, even though one undetected previous defect may have caused the subsequent defects.
- Regardless of how these defects are assigned, the defect must be attributed to either a component, placement, termination or assembly defect.
- The assumption is that each printed board assembly that is inspected will be 100% inspected for all defects.
- The assumption of 100% inspection efficiency is made. Care should be exercised when comparing processes using manual inspection to those using automated vision inspection.
- When using a sampling inspection plan, the number of PCAs **inspected** determines the opportunity count, not the number **processed**.

1.3 Terms and Definitions

1.3.1 DPMO (Defects per Million Opportunities) DPMO is defined as the total number of defects divided by the total number of opportunities for a defect multiplied by 1,000,000. It is not strictly equivalent to ''PPM'' as the definition of ''opportunities'' has special meaning when considering electronic assembly processes.

1.3.2 DPU (Defects per Unit) DPU is defined as the average number of defects per PCA.

1.3.3 Process Step Estimated Yield The expected percentage of assemblies with no defects for a particular process step or combined process steps, based on historical defect rates.

1.3.4 Component Opportunities (o_c) The term ''component'' is defined as each device or piece of hardware that may be assembled onto a printed wire board (PWB). Solder, glue dots, and other similar materials are not to be included in this DPMO calculation. The PWB is considered to be one component.

The total opportunity count for each ''component'' is one. An electronic component with multiple leads still counts as one. Processes, such as conformal coating and cleaning operations, do not add component opportunity counts. These are captured in one assembly opportunity. The finished PCA is not an opportunity.

1.3.5 Component Defect (d_c) A component defect is damage to a component exceeding the limits of the component specification, or those described in J-STD-001, and/or damage that results in nonusability of that component. Component defects include both visible and nonvisible defects (physical/electrical). *Example:* A component could be both dimensionally incorrect and have major surface flaws, however, this results in a defect count of one.

1.3.6 Placement Opportunity (o_p) The term ''placement'' refers to the proper placement of components based on the bill of materials. The PWB does not have a placement opportunity. The total opportunity count for each placed component is one.

1.3.7 Placement Defect (d_p) A placement defect is any component presence and/or positioning error that has occurred during an assembly operation that violates the dimensional criteria specified for that component in J-STD-001 or IPC-A-610. Example: Exceeding maximum side or toe overhang. Even though a component may have more than one placement defect, any one or combination of multiple placement defects on any single component has a maximum defect count of one for that placement.

1.3.8 Termination Opportunity (o_t) The term ''termination'' is defined as any hole, land or other surface (such as component to component attachment) to which a component is electrically terminated. It also includes any terminal onto which a wire is electrically attached.